

RECEIVED
CENTRAL FAX CENTER

0001/021

SEP 06 2005

Docket No.: 10017911-3 - Streeter (1509-240A)

PATENTIN THE UNITED STATES PATENT AND TRADEMARK OFFICE
BEFORE THE BOARD OF PATENT APPEALS AND INTERFERENCES

In re Application of

Koch II, Kenneth

U.S. Patent Application No. 10/777,174

Group Art Unit: 2816

Filed: February 13, 2004

Examiner:

For: DRIVER CIRCUIT CONNECTED TO PULSE SHAPING CIRCUITRY

TRANSMITTAL OF APPEAL BRIEF

Mail Stop Appeal Brief - Patents
 Commissioner for Patents
 P.O. Box 1450
 Alexandria, VA 22313-1450

Sir:

Submitted herewith is an Appeal Brief in support of the Notice of Appeal filed. The Commissioner is authorized to charge Deposit Account No. 08-2025 in the amount of \$500 for the statutory fee.

To the extent necessary, a petition for an extension of time under 37 C.F.R. 1.136 is hereby made. Please charge any shortage in fees due in connection with the filing of this paper, including extension of time fees, to Deposit Account 08-2025 and please credit any excess fees to such deposit account.

Respectfully submitted,

Kenneth KOCH II et al.



Allan M. Lowe
 Registration No. 19,641

RECEIVED
OIPE/IAP

SEP 08 2005

Date: September 6, 2005

HEWLETT-PACKARD COMPANY
 Intellectual Property Administration
 P.O. Box 272400
 Fort Collins, CO 80527-2400
 Telephone: 703-684-1111
 Facsimile: 970-898-0640
 AML/acs

Received 12/21/05
 Ext. off
 P. 12

Docket No. 10017911-3-Streeter (1509-240A)

RECEIVED
CENTRAL FAX CENTER

SEP 06 2005

PATENT

**IN THE UNITED STATES PATENT AND TRADEMARK OFFICE
BEFORE THE BOARD OF PATENT APPEALS AND INTERFERENCES**

In re Application of	
Inventors: Kenneth KOCH II et al.	:
	:
U.S. Patent Application No. 10/777,174	: Group Art Unit: 2816
:	
Filed: February 13, 2004	: Examiner: Long T. NGUYEN
:	
For: DRIVER CIRCUIT CONNECTED TO PULSE SHAPING CIRCUITRY	

Commissioner for Patents
 P.O. Box 1450
 Alexandria, VA 22313-1450

Attn: BOARD OF PATENT APPEALS AND INTERFERENCES

BRIEF ON APPEAL

Further to the Notice of Appeal filed July 6, 2005, in connection with the above-identified application on appeal, herewith is Appellant's Brief on Appeal. The Commissioner is authorized to charge Deposit Account No. 08-2025 in the amount of \$500 for the statutory fee.

To the extent necessary, Appellant hereby requests any required extension of time under 37 C.F.R. §1.136 and hereby authorizes the Commissioner to charge any required fees not otherwise provided for to Deposit Account No. 08-2025.

09/08/2005 CCHAU1 00000081 082025 10777174
 01 FC:1402 500.00 DA

Serial No. 10/777,174

TABLE OF CONTENTS

I.	Real Party in Interest	4
II.	Related Appeals and Interferences	4
III.	Status of Claims.....	4
IV.	Status of Amendments.....	4
V.	Summary of Claimed Subject Matter	4
VI.	Grounds of Rejection to be Reviewed on Appeal	7
	A. Love does not anticipate claims 1, 3, 7-11, 25 or 26.....	7
	B. Hamasaki et al., in combination with Rapp, Does Not Render the Subject Matter of Claims 1, 3, 7-12 and 25 Obvious	7
VII.	Argument.....	7
	A. Love Does Not Anticipate Claims 1, 3, 7-11, 25 and 26.....	7
	B. The Hamasaki Reference.....	11
	C. The Koch Declaration Overcomes the Obviousness Rejection based on Hamasaki and Rapp	13
VIII.	Conclusion.....	16
IX.	Claims Appendix	A-1

Serial No. 10/777,174

TABLE OF AUTHORITIES

Cases

<u>Ex parte Levy</u> , 17 USPQ2d 1461, 1464 (BPAI 1990)	10
<u>In re Oelrich</u> , 666 F.2d 578, 581-82, 212 USPQ 323, 326 (CCPA 1981).....	10
<u>In re Rijckaert</u> , 9 F.3d 1531, 1532, 28 USPQ2d 1955, 1956 (Fed. Cir. 1993).....	9
<u>In re Roberston</u> , 169 F.3d 743, 745, 49 USPQ2d 1949, 1950-51 (Fed. Cir. 1999).....	10

Serial No. 10/777,174

I. Real Party in Interest

The real party in interest is Hewlett-Packard Development Company, L.P., a Texas limited partnership.

II. Related Appeals and Interferences

There are no related appeals and/or interferences.

III. Status of Claims

Claims 14, 16-18 and 20-24 are allowed.

Claims 2, 4-6, 13, 15 and 19 are cancelled.

Claims 1, 3, 7-12, 25 and 26 are rejected, with claims 1, 3, 7-11 and 25-26 being rejected under 35 U.S.C. 102(b) as being anticipated by Love (USP 5,068,553), and claims 1, 3, 7-12 and 25 being rejected under 35 U.S.C. 103(a) as being unpatentable over Hamasaki et al. (USP 5,694,065) in view of Rapp (USP 5,280,420).

IV. Status of Amendments

The only amendment, dated June 3, 2005, after Final Rejection was entered. This amendment does not involve the present appeal because it combines claim 24, indicated as containing allowable subject matter in the Final Rejection, with the claim upon which claim 24 depends.

V. Summary of Claimed Subject Matter

The invention concerns shaping circuitry 10 for causing the source drain paths of P channel field effect transistor (PFET) 48 and N channel field effect transistor (NFET) 50 to be respectively on and off while the voltage of source 12 connected to terminal 39 has a first level, and off and on while the voltage source has a second level (¶1). The source drain paths of PFET 48 and NFET

Serial No. 10/777,174

50 are connected in series across opposite DC power supply terminals, in the form of terminal 16, connected to the positive DC power supply voltage + V_{DD} at terminal 16, and ground terminal 18 (¶22). The pulse shaping circuitry prevents the source drain paths of both PFET 48 and NFET 50 from being on simultaneously to prevent excessive current flow between terminals 16 and 18 (¶¶1, 24).

Claim 1, upon which all remaining rejected claims depend, can be read on the pulse shaping circuitry in two different ways, both of which are described in this portion of the Brief. The pulse shaping circuitry can, in one arrangement, be considered as including inverter 20 and capacitor 32 that is formed by dielectric between the gate and the common source and drain electrodes of NFET 52 (¶¶19, 23). In such an interpretation, PFET 48 must be interpreted to be the first transistor of claim 1, while NFET 50 must be considered to be the second transistor of the claim. Capacitor 32 is connected between the gate of PFET 48 (i.e., the first transistor) and ground terminal 18 (¶¶11, 22). Inverter 20 includes a resistor 40 that supplies current to capacitor 32 and the gate of PFET 40 while NFET 38 of the inverter is on, as a result of the voltage of source 12 at terminal 39 having a high value (¶20). Under this scenario, ground terminal 18 (¶18) must be the first power supply terminal and terminal 16, connected to + V_{DD} (¶18) must be the second power supply terminal and PFET 48, which has a conductivity type opposite to the conductivity type of NFET 52 that forms capacitor 32, must be the "one" of the transistors, while NFET 50 is the "other" of the transistors. In response to the voltage of source 12 at terminal 39 having a high value, NFET 38 is on, causing current to flow from capacitor 32 through resistor 40 and NFET 38 back to capacitor 32 via ground terminal 32. While current is thus being supplied to capacitor 32 (formed by NFET 52) and the gate of PFET 48, NFET

Serial No. 10/777,174

transistor 50 is on and current is supplied to NFET 50 by the grounded power supply terminal 18 (¶29).

In the second scenario, the pulse shaping circuitry includes inverter 22 (¶21) and capacitor 34 (¶19) that is formed by PFET 54 (¶23) so the "one" transistor must be NFET 50, while the "other" transistor must be PFET 48. Capacitor 34 is thus connected between the gate of the "one" transistor, formed by NFET 50, and the positive power supply voltage at terminal 16 (¶23). In response to the voltage of source 12 at terminal 39 having a low voltage, PFET 42 of inverter 22 is on, causing current to flow from the positive power supply voltage at terminal 16 through resistor 46 to capacitor 34 formed by PFET 54 and to the gate of NFET 50. While current is flowing through resistor 46 to capacitor 34 and the gate of NFET 50, the source drain path of PFET 48 (the "other" transistor for this scenario) is on, causing current to flow from the positive voltage at terminal 16 (the first power supply terminal for this scenario) (¶27).

Waveform 62 of Figure 2 indicates PFET 48 is off while the voltage of source 12 at terminal 39 is low, as well as during the initial portion of the period while the voltage of source 12 at terminal 39 is high. In response to the negative going transition 68 of source 12, PFET 48 is switched from the on to the off condition. Waveform 63 of Figure 2 indicates NFET 50 goes from an off to an on state in response to the positive going transition 80 of source 12. NFET 50 stays in the off state during the entire time while source 12 has a positive voltage and for the initial portion of the period after transition 68, at which time NFET 50 switches from an off to an on state. NFET 50 goes from an off to an on state in response to the voltage across capacitor 32, indicated by waveform portion 74, crossing a threshold point 72. NFET 50 goes from the on to the off state in response to the positive going transition 80 of source 12, which causes the

Serial No. 10/777,174

immediate discharge of capacitor 34 through NFET transistor 44 to ground terminal 18 (¶28, 32).

Similar operation occurs during the half cycles of source 12 while the source is deriving a high output voltage. PFET 48 turns on in response to the voltage across the source gate electrodes thereof crossing the threshold of PFET 48. Turn on of PFET 48 is subsequent to the positive going transition 80 of source 12, but is after the turn off of NFET 50 (¶33). Consequently, PFET 48 and NFET 50 are not both on simultaneously to minimize power consumption and prevent the flow of crowbar current from the power supply (¶24). Because crowbar current cannot flow, the likelihood of overheating of the integrated circuit chip including the circuit is obviated for this purpose (¶5).

VI. Grounds of Rejection to be Reviewed on Appeal

- A. Love does not anticipate claims 1, 3, 7-11, 25 or 26
- B. Hamasaki et al., in combination with Rapp, Does Not Render the Subject Matter of Claims 1, 3, 7-12 and 25 Obvious

VII. Argument

A. Love Does Not Anticipate Claims 1, 3, 7-11, 25 and 26

The rejection of claims 1, 3, 7-11, 25 and 26 as being anticipated by Love, USP 5,068,553, is wrong. Claim 1, upon which claims 3, 7-11, 25 and 26 depend, either directly or indirectly, distinguishes over Love by requiring (1) the first power supply terminal to be connected for supplying current to the source drain path of the "other" of said transistors while the source drain path of the "other" of said transistors is on, (2) the capacitor to be a field effect device having a conductivity type opposite to the conductivity type of said "one" of said transistors, and (3) the capacitor to be connected across the gate electrode said "one" of said

Serial No. 10/777,174

transistors and the first power supply terminal. This language means that if the "one" transistor of the claim is the PFET transistor of the claim, the conductivity type of the transistor that forms the capacitor is an NFET; if the one transistor of the claim is an NFET the transistor that forms the capacitor is a PFET.

The Final Rejection does not appear to properly interpret the words "one" and "other." The word "one" can refer to either the PFET or NFET set forth in line 4. If the word "one" refers to the PFET mentioned in line 4, the word "other" refers to the NFET in line 4. In contrast, if the word "one" is interpreted as the NFET set forth in line 4, the word "other" refers to the PFET of line 4. This interpretation is necessary because of the use in claim 1 of the clauses "the gate electrode of one of said transistors" and "the other of said transistors."

In Love, the grounded power supply terminal supplies current to NFET 88 while NFET 88 is on and V_{DD} supplies current to PFET 86 while PFET 86 is on. MOSFET capacitor 80 (correctly identified in the Final Rejection as an NFET) is connected between the gates of PFET 86 and NFET 88 and ground.

If ground of Love is considered to be the first power supply terminal of appellants' claim 1, the "other" transistor of claim 1 must be considered as NFET 88 of Love. However, NFET 88 of Love has the same conductivity type as NFET 80 of Love that forms the capacitor between the gate of NFET 88 and ground. Hence, the interpretation of Love in this paragraph is not consistent with claim 1.

If V_{DD} of Love is considered the first power supply terminal of appellants' claim 1, the "other" of said transistors of claim 1 must be considered as PFET 86 of Love. While PFET 86 of Love has a conductivity type opposite to that of NFET 80 that forms a capacitor, NFET 80 is

Serial No. 10/777,174

not connected between the gate of PFET 86 and the first power supply terminal, V_{DD} . Instead NFET 80 is connected between the gate of PFET 86 and ground, that is opposite from the first power supply terminal V_{DD} . As a result, the interpretation of Love in this paragraph is also inconsistent with claim 1.

The Final Rejection, in attempting to apply Love, fails to discuss the connections of the power supply terminals to PFET 86 or NFETs 80 and 88. Hence, the Final Rejection does not establish a *prima facie* case of anticipation. There is no rebuttal in the record to appellants' application of the language of claim 1 to Love. Consequently, the rejection of claim 1 as being anticipated by Love is incorrect.

Appellants also cannot agree with the statement in the Final Rejection that the Figure 3 circuit of Love is such that the pulse shaping circuit including PFET 68, NFET 70 and resistive element 72 necessarily prevents both source-drain paths of PFET 86 and NFET 88 from being on simultaneously. As noted in paragraphs 4 and 5 of the "Background Art" portion of the present application, a problem of prior art drivers including first and second opposite conductivity type transistors, such as PFET 86 and NFET 88 of Love, is that both transistors have a tendency to be on simultaneously during switching between first and second levels of an input source. Since the Examiner is apparently relying on inherency for this feature, he must prove that the Love circuit necessarily causes PFET 86 and NFET 88 to be such that the source drain paths thereof are prevented from being on simultaneously.

The fact that a certain result or characteristic may occur or be present in the prior art is not sufficient to establish the inherency of that result or characteristic. In re Rijckaert, 9 F.3d 1531, 1532, 28 USPQ2d 1955, 1956 (Fed. Cir. 1993); In re Oelrich, 666 F.2d 578, 581-82, 212

Serial No. 10/777,174

USPQ 323, 326 (CCPA 1981). To establish inherency, extrinsic evidence must make clear that the missing descriptive matter is necessarily present in the thing described in the reference and that it would be so recognized by persons of ordinary skill in the art. Inherency may not be established by possibilities or probabilities. The mere fact that a certain thing may result from a given set of circumstances is not sufficient. In re Roberston, 169 F.3d 743, 745, 49 USPQ2d 1949, 1950-51 (Fed. Cir. 1999). In relying upon a theory of inherency, the Examiner must provide a basis in fact or technical reasoning to reasonably support the determination that the allegedly inherent characteristic necessarily flows from the teachings of the prior art. Ex parte Levy, 17 USPQ2d 1461, 1464 (BPAI 1990). Since the Examiner has not provided a rationale or evidence to show that Love inherently prevents the source drain paths of PFET 86 and NFET 88 from being on simultaneously, the rejection of claims 1, 3, 7-11 and 25-26 based on Love is incorrect and must be withdrawn.

The Final Rejection, in analyzing Love, concludes that because PFET 86 and NFET 88 of Love have opposite conductivity, the PFET and NFET cannot be on simultaneously. However, such a statement flies in the face of the statements set forth in the Background portion of appellants' application, at paragraphs 5-7. The first and second paragraphs of the Background art of appellants' application (i.e., paragraphs 2 and 3) describe a circuit of the type disclosed by Love that includes PFET 86 and NFET 88. There is no rationale provided by the Examiner that PFET 86 and NFET 88 will not be on simultaneously. The Background of the Invention segment of Love in column 2, lines 14-23, indicates that Love is interested in providing delay stages that work quickly at low V_{DD}, i.e., low power supply voltage levels, as well as at high power supply levels. These statements make it incumbent upon the Examiner to provide rationale or evidence to support his position that PFET 86 and NFET 88 of Love are

Serial No. 10/777,174

not simultaneously on during a transition of the voltage at terminal 62. Because the Examiner has failed to provide such rationale or evidence, the anticipation rejection of claim 1 based on Love is wrong.

Claims 3, 7-11, 25 and 26 are not anticipated by Love because they depend on claim 1.

B. The Hamasaki Reference

Hamasaki et al. discloses a circuit wherein the source drain paths of PFET transistor 50 and NFET transistor 60 are connected between a positive power supply voltage at terminal 30 and a ground terminal 40. An input signal at terminal 10 is applied in parallel to inverters IV 1 and IV 2, respectively having an output terminal connected to variable delay circuits 70 and 80. Delay circuit 70 includes a series resistor R_a and shunt capacitor C_a , one terminal of which is connected to ground terminal 46. The junction between the resistor and capacitor of variable delay circuit 70 is connected to the gate of PFET 50, having a source electrode connected to

BEST AVAILABLE COPY